Abstract-In this transactions brief, we present a direct digital synthesizer (DDS)-
I. INTRODUCTION
A phase-locked loop (PLL) adopted as a frequency synthesizer in wireless communication systems has to match tight conflicting requirements. Frequency tuning range of several tens of megahertz has to be covered and adjusted within frequency steps of some hundreds of hertz or less. Spurs must be carefully minimized, calling for narrow-loop bandwidth, but on the other side, settling time in channel switching has to be short, in some cases less than 1 ms. These specifications cannot be usually fulfilled by using a PLL with an integer-N divider. A PLL for the synthesis in gigahertz range, with a frequency accuracy of 1 kHz, should have fREF = 1kHz, a loop bandwidth narrower than 100 Hz and an enormous division factor which would impair the inband phase noise performance [1] - [3] . A fractional-N divider PLL partially [4] . In this transactions brief, we describe a 2.4-GHz PLL which is free from above mentioned tradeoffs. Our architecture is similar to an offset PLL [5] - [7] , but it uses a direct digital synthesizer (DDS) to generate the offset frequency. We also show that this architecture allows for a large PLL bandwidth. That characteristic, together with the use of the DDS, makes this synthesizer potentially suitable for direct frequency modulation, without requiring any preemphasis and digital calibration loop that are instead necessary in fractional-N PLL [8] . We focused on the following requirements: the output frequency must span the 80-MHz band around 2.4 GHz with a 1-kHz resolution, the settling time for a 0.1 ppm accuracy has to be less than 10 s, the integrated phase noise in the band 1 kHz -1 MHz less than 1 rms, and the spurs below -50 dBc at few megahertz from the carrier. The system has been implemented with commercially available components on three PCBs. Measurements demonstrate good performance in terms of noise, spurs, accuracy, and fast channel switching.
II. DDS-PLL ARCHITECTURE Fig. 1(a) shows the simplest form of a DDS. The clock drives a phase accumulator, whose output sweeps a PROM, providing a digital sine wave at its output, afterward converted into an analog signal by the DAC. The frequency is varied via a tuning word, by setting the number of points to skip in building the phase ramp. Today, commercially available DDS can not be driven with a frequency higher than 300 MHz, therefore, the highest output frequency is 75 MHz, assuming at least four samples per period. The minimum frequency step depends on the length of the tuning word. The DDS employed in this project is tunable with a 48 b word, equivalent to a minimum frequency step of about 1 Hz. Its output spectrum is characterized by the presence of many spurious signals. Fig. 1(b) shows the output of our DDS when 26 MHz are synthesized using a 280-MHz clock. It is easy to recognize the two replicas, at fCLOCK 6 26 MHz, attenuated with a sinc shape, due to the sampled-and-held nature of the output signal. Their location is well known, and they can be easily filtered. The noise floor is instead due to the quantization noise of the D=A, [1] , in our case 12 b. Given its high-frequency resolution, the DDS appears also interesting in wireless applications, the only shortcoming being the low-output frequency. A straightforward solution is to use the DDS as a reference for a N-integer PLL with N fixed. The channel selection is performed by the DDS itself, which can change its frequency by a very fine step. Unfortunately, as seen in Fig. 1(b) , the DDS is far from being an ideal source, its noise floor and spurs are transferred to the output amplified by N 2 in power.
Usually, this number is still high, impairing the use of this scheme in the RF field.
To overcome this limit, the system in Fig. 2(a) does not use the DDS as a reference. After the D=A conversion, the DDS output is instead mixed to the VCO output. The image rejection mixer (IRM) removes the high side mixing product. When the PLL is locked, the relationship between the signals in Fig. 2(a) is
In this scheme, the channel selection term M 1 f DDS is independent of fREF. In this way, fREF can be high, allowing a large PLL bandwidth and fast frequency switching. The division factor N 1M is consequently reduced, lowering the amplification of the PFD and divider phase noise.
The fOUT resolution depends only on the DDS being 1fOUT = M 1 1f DDS . This synthesizer structure is similar to an offset PLL [5] - [7] where a low-frequency PLL takes the place of the DDS. With respect to these solutions our system has a much finer frequency resolution, and features the possibility to digitally modulate the output frequency. Note that this capability is achieved together with a large bandwidth, that makes the system also suitable for direct generation of frequency modulation schemes, as FSK, GFSK, etc. The direct frequency modulation has been already demonstrated in [8] , by modulating the fractional division factor in a PLL. However, as explained in [4] , the PLL band has to be very narrow to achieve the desired frequency accuracy. That, in turn, entails a preemphasis of digital data, and the use of a complex calibration loop for the PLL parameters, to match the preemphasized signal band.
To simplify the practical implementation, in our prototype a single 70 MHz signal was used both as input reference and as DDS clock. The clock is multiplied by four inside the DDS and the highest DDS frequency results 70 MHz. The DDS output is fed to an external low-pass passive filter, featuring a flat band up to 80 MHz, and an attenuation larger than 40 dB from 150 MHz. The filter removes the spurs lying at f CLOCK 6 f DDS , shown in Fig. 1(b) .
Since the DDS cannot cover the target 80-MHz range, the divider-by-M (prescaler) was inserted to reduce the DDS frequency range to 80/M MHz. The prescaler, however, amplifies by M 2 the DDS noise and spurs, therefore, the factor M has to be kept as low as possible. We adopted M = 2. The DDS is correspondingly tuned between 8 and 48 MHz, with a minimum step, 1f DDS , of 500 Hz. A finer step can be easily achieved with our DDS, but it would be beyond the resolution of the test setup. The second divider has N = 16, therefore, f OUT varies between 2256 and 2336 MHz with 1 kHz steps, see (1) . The VCO covers the range 2.2 -2.6 GHz with an average gain K VCO = 160 MHz=V. The PFD has a gain KPFD = 1:8=2 V=rad. Its output is a current signal that is then fed to the external RC low-pass filter. The pole of the filter was set at 2 MHz (R = 390 , C = 200 pF).
The dynamics of the PLL can be studied using the well-known linear model [2] , [3] . In Fig. 2(b) , the variables are the signal phases, REF and OUT , and the VCO acts as an ideal integrator. With respect to the usual framework there is just an extra element, the image rejection mixer. This component adds the phase of the DDS signal, DDS, to the divided output phase OUT =M. The resulting second-order systems has complex poles at 1.7 MHz and a phase margin of 54 .
III. EXPERIMENTAL RESULTS
Measurements were performed on a prototype mounted on FR-4 two-layered PCBs. Fig. 3 shows the output spectrum. The spurs due the PFD lie at 70 MHz from the carrier and, given their high-frequency offset, they are strongly attenuated by the loop bandwidth. Closer spurs are due to the LO feedthrough in the mixer, whose maximum rejection is about 30 dB respect to the wanted sideband. The worst case is when the DDS generates the lower frequency, 8 MHz, as in Fig. 3 . In this case the spurs at 8 MHz are very close to the carrier and are not much filtered by the loop. According to the linear model in Fig. 2(b) , a phase modulation at 8 MHz at the mixer output transfers to the PLL output attenuated by 27 dB. This figure is evaluated by considering that the feedthrough gives rise to a single-sideband signal. The phase modulation in Fig. 2(b) is therefore reduced by 6 dB, then transferred to the output. The 8-MHz spurs in Fig. 3 are at -53 dBc, close to the expected value of (-30 -27) dBc = -57 dBc. The DDS also creates close-in spurs, mainly due to the truncation of the phase word, the so-called truncation spurs [9] . In our case, the length of the phase word is 14 b, that gives a worst case level for the spurs close to -84 dBc, about -6.02 times the number of bits [9] . Another kind of spurs comes from the finite-amplitude wordlength in the ROM. In our case, the amplitude of the sinewave is quantized with 12 b, which again limits the worst case spurs to -72 dBc. Both of these kinds of spurs are, therefore, lower than the feedthrough tones in Fig. 3 , even if they fall within the PLL band and are not filtered by the loop transfer function. Also, these spurs are single sideband, and the 6-dB reduction must be taken into account. Fig. 4 shows the measured output phase noise L(f m ). In order to assess the level of this noise, the transfer of the various noise sources in the PLL was analyzed. It results that the main contribution to the output phase spectrum is the noise of the PFD output stage, sketched in We report in Fig. 6 the relative contribution of the other building blocks to the output spectrum. The VCO noise measured on the stand-alone oscillator is very low. The noise of the chain composed by the two dividers, M-divider and N-divider, was measured using the correlation technique described in [10] . This noise power is reported in Fig. 6 already multiplied by (MN) 2 , that is the amount of amplification within 
IV. CONCLUSION
This transactions brief presents a frequency synthesizer at 2.4 GHz, which achieves at the same time high-frequency resolution (1 kHz), fast switching (3-s settling-time at 0.1 ppm) and good spectral purity (spurs <-50 dBc). The inband phase noise is not limited by the DDS and could be easily reduced using/designing a less noisy PFD. The architecture can be also profitably used in transmitters, when direct frequency modulation schemes are adopted. Finally, concerning a possible fully-integrated implementation of the system, the main weakness is the power consumption of the DDS-DAC blocks. Recently, some low-power solutions have been presented, for instance [11] , that adopts a ROM-less DDS and nonlinear DAC and consumes 240 mW with a 300-MHz clock. Fig. 8 presents a possible power budget for an integrated implementation, based on data reported in literature.
